As research hegins to explore potential nanotechnologies for future post-CMOS integrated systems. modeling and simulation environments must be developed that can accommodate the corresponding problem complexity and nontraditional device characteristics. This paper describes a circuitlevel simulator that can accommodate an important class of nanotechnology devices that are characterized by nonmonotonic I-V characteristics. Employing adaptively controlled explicit integration method (ACES) and piecewise linear (PWL) device models. the proposed approach effectively overcomes the convergence problems and multiple equilibrium point solution problems caused by the Negative Differential Resistance (NDR) regions in such device I-V functions. Importantly, the ACES appmach can address the circuit size problem when partitioning is included. and provide compatibility with simple I-V device model tables, thereby avoiding the need for analytical device models that rarely are available for nanotechnology devices.
Introduction
As conventional lithography-based very large scale integration (VLSI) technologies approach fundamental scaling limits, altemative technologies are being researched that may ultimately lead to a new era in nanoelectronics. Among the numerous approaches proposed for the post-CMOS era, many of the novel devices exhibit non-monotonic I-V characteristics with one or more regions of negative differential resistance. Further exploration of the utility of such devices for integrated circuit design requires a simulation environment that can be used to accurately assess the potential circuit-level performance.
The non-monotonic 1-V characteristics of these devices, however, can lead to serious challenges for traditional circuit simulators such as SPICE. Oscillations may occur near the local minimum or m i m u m of device I-V functions in NewtonRaphson iteration, and the simulator may converge to an erroneous solution during transient simulation due to the multiple equilibrium points and ultra-fast transition time. In order to alleviate convergence problems for such circuits, heuristics such as current stepping and time-step auto reduction are proposed in [l] . Current stepping slowly steps up the peak current of each NDR devices from zero to the achlal value when oscillation is detected. Time-step auto reduction reduces the time step once the device voltage is approaching its peak region. While these heuristics alleviate some of the convergence problems. their efficacy is limited by the type of device and the runtime that they can provide for very large-scale circuitS.
In this paper we describe the application of piecewise linear simulation techniques and explicit integration methods for circuit level simulation of nanotechnology devices with nonmonotonic I-V characteristics. With explicit integration methods, a piecewise linear circuit can he simulated through successive linear regions, which obviates the need for nonlinear iterations and thereby avoids convergence problems. Moreover. piecewise linear approximations provide efficient and adequate 
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device modeling techniques for nanotechnology circuit analysis. Model evaluation can take 50.80% of the simulation time even for traditional circuits: therefore. with nanotechnology circuit scale and analytical device models. traditional simulation methods would be impractical. The simplified piecewise linear device models, explicit integration methods, and the circuit partitioning which they can facilitate, render large-scale nanotechnology simulations practical.
A circuit consisting of devices with non-monotonic I-V characteristics can temporarily become unstable when some of the devices enter into their negative differential resistance (NDR) regions. This paper investigates the performance of different numerical integration methods and illustrates the advantage of explicit integration, specifically the ACES algorithm for circuits with NDR devices. In order to extend the application of ACES into NDR circuit simulation. we prove that the stability of ACES for stable circuits can be maintained by simply restricting state variable derivatives from crossing their steady state derivatives in every single timestep. Utilizing this proof and the fact that the time a device stays in the NDR region is often negligible, ACES is momtied such that the quiescence condition it employs for stability is not forced on every state variable when negative resistors are detected during the simulation. In such cases, only the right hand side of the circuit equations changes in every time step, and the circuit equations can be solved by a sequence of forward-backward substimion (FBS). This provides an effective way to update the circuit when devices operate in their NDR regions.
The remainder of this paper is organized as follows. Section 2 discusses the perfomance of different numerical integrations in piecewise linear simulation of NDR circuit. Section 3 briefly reviews the adaptively controlled explicit integration method (ACES) 17. 1 and analyzes its stability characteristics. Section 4 and 5 follows with the implementation of ACESn, along with some results. Section 6 summarizes with our conclusions. where E(t) represents a step function. Constructing and solving the nodal equation for the output node yields:
2.
The first term in the right hand side of equation ( 1 ) In order to correctly simulate the circuit, the simulator must be able to capture the response of the circuit even when it is unstable so that it can find the new equilibrium p i n t .
However, the implicit integration methods in traditional circuit simulator have stability problems when the circuit is unstable. (3) For a trapezoidal approximation, the exponential term in equation (3) is approximated by For the negative resistor (RcO), when the selected timestep At.z(-2RC), we will have (3) is approximated by For negative resistor (R<O), (6) is always greater than one, which is compatible with the analytical solution.
-+ Since it is difficult to predict the stability of the circuit when negative resistors are involved, it would he beneficial if the stability of ACES could he assured without forcing state variable on quiescence. The rest of this section will prove that the stability of ACES for stable system can be maintained by simply restricting state variable derivatives from crossing their steady state derivatives in every time step.
3.A. Stnbiliry of modified ACES algorithm when including

NDRs
With piecewise linear device models, the circuit works as Since matrix C and L are diagonal. we can extract the trace of the matrices on both sides of equation (13) Combining (16) 
Implementation and Simulation Results
Based on the concept of piecewise linear simulation and explicit integration, a prototype circuit simulator, ACESn, has been implemented for the simulation of circuits containing different nanotechnology devices with non-monotonic I-V characteristics. Piecewise linear device models are constructed for nonlinear devices such as RTDs, BITS, MOSFETs and Molecular NDR devices. Fig 6 shows the basic BIT and MOSFET models in the simulator. These device models can be made arbitrarily accurate by using more PWL segments, but at the cost of runtime efficiency. It should be noted that HSPICE produces totally different simulation results when the allowed maximum timestep (DELMAX) changes. When DELMAX is large, HSPICE converges to an unstable equilibrium point. SPICE3 always converges to an unstable equilibrium point for this example. ACESn successfully captures the response of the circuit, which fits quite well with the results from HSPICE using a small DELMAX (The gray line in fig 8-d The second example is a 4-bit ripple carry adder, as shown in fig 9-a. Fig 9-b shows the detailed structure of the 1-bit full adder cell. Its operating principle can be.found in [4] . With %-a, and boa, grounded, the circuit is simulated with a square-wave input at q, The node voltage vou, is plotted in fig 10. In this example, HSPICE with a large DELMAX oscillates between different equilibrium points in every clock cycle. SPICE3 jumps randomly between different equilibrium points. ACESn can still capture the response of the circuit, which fits quite well with the results from HSPICE using a small DELMAX (The gray line in fig IO-d) . The third example is a 16-bit serial-to-parallel shift register, which is composed of a latch structure proposed by 181 far the exploration af molecular NDR device applicatians. Such molecular NDR devices have been realized at room temperature provides signal restoration and U 0 isolation [IO] . The schematic of the shift register is shown in fig 11. where each cell is composed of 4 NDR devices.
Given the waveform of two clocks (Clkl. Clk2) and input Vi. as shown in fig 11, 
